BilyZ
3 min readNov 5, 2020

--

the architecture of assise

For write operation, there are 2 stages.

For read operation,

How to maintain cache coherence?

hierarchical coherence

crash recovery and fail-over

--

--

BilyZ

master of SYSU, do research on computer system software